Off-state breakdown and dispersion optimization in AlGaN/GaN heterojunction field-effect transistors utilizing carbon doped buffer Appl. Phys. Lett. 100, 223502 (2012) The asymmetrical degradation behavior on drain bias stress under illumination for InGaZnO thin film transistors Appl. Phys. Lett. 100, 222901 (2012) Mechanism of random telegraph noise in junction leakage current of metal-oxide-semiconductor field-effect transistor J. Appl. Phys. 111, 104513 (2012) Subthreshold characteristics of pentacene field-effect transistors influenced by grain boundaries J. Appl. Phys. 111, 104512 (2012) High mobility In0.53Ga0.47As quantum-well metal oxide semiconductor field effect transistor structures J. Appl. Phys. 111, 104511 (2012) Additional information on J. Appl. Phys. Charge transport of unintentionally doped GaSb nanowires was studied through the fabrication and analysis of nanowire field effect transistors (FETs). In this work, both temperature dependent and voltage dependent measurements demonstrate various operating regimes, including a transition from linear current-voltage behavior at low bias to a space-charge limited current (SCLC) at large bias. Analysis of the voltage and temperature variation in the SCLC regime provided quantitative information about the trap energy distribution in the nanowires, which, after thermal annealing, has been shown to reduce from 0.26 eV to 0.12 eV. The measurements also indicate that the GaSb nanowire FETs exhibit n-type behavior, which is likely due to oxygen impurities in the nanowires.
I. INTRODUCTION
Semiconductor nanowires (NWs), synthesized by vaporliquid-solid (VLS) techniques, are promising building blocks for functional electronic structures, as they can achieve structural, compositional control that cannot be achieved by conventional bulk and thin film material systems. Nanowires have demonstrated capable applications in chemical sensing, 1 information storage, 2 computing, 3 photovoltaics, 4 light-emitters, 5 and lasing. 6 There has been increasing interest in the GaSb nanowire growth, properties, and applications. [10] [11] [12] [13] [14] [15] Among the III-V compound semiconductors, GaSb has the potential to be an encouraging candidate for high-speed electronic 7 and infrared photonic devices, 8 due to its high mobility and small band gap. 9 However, fabrication of nanodevices with enhanced performance still poses a key challenge for realizing new nanometer-scale electronics and devices, which, in turn depends on a better understanding of the electrical transport properties of nanomaterials. Defects and impurities in the nanowire can contribute to its electrical behavior, especially in unintentionally doped materials. Conventional analysis tools, such as imaging and surface science techniques, are not sensitive enough to distinguish a small quantity of impurities and defects within nanomaterials. Electrical measurements of individual nanowires, while tending to be integrative information, can actually be a viable technique toward understanding the volume of defects. While Hall measurements for bulk and thin film materials are an important tool for characterizing electrical properties, the technique cannot be readily applied to individual nanowires, due to their small width to allow electrodes to be fabricated on both sides of the nanowires. Instead, temperature and voltage dependent measurements are important tools for characterizing the electrical and defect related behavior of nanowires.
Space-charge-limited current (SCLC) occurs when the number of injected carriers exceeds that of the free carriers inside the semiconductor, and has been observed and investigated extensively. [16] [17] [18] The signature characteristic of SCLC is that current becomes proportional to the square of the voltage applied (I $ V 2 ), for ideal trap-free or shallow trap materials; 19 while for materials with trapped states, the exponent becomes greater than 2, providing a sensitive method towards characterizing the impurity states. By forming electrical contacts and capacitively coupling the nanostructure to a global back gate, a field-effect transistor (FET) is produced that allows the exploration of new aspects of the charge transfer properties. In this work, we demonstrate the fabrication of nanoscale FETs using a single GaSb nanowire as the FET channel and analyzing their I-V characteristics. The temperature-dependent transport in GaSb FET device shows both linear and SCLC-dominated regions. Detailed analysis of the voltage and temperature dependence of the IV characteristics allows the extrapolation of the impurity energy distribution and the effect of thermal annealing in reducing the trap energy distribution.
II. EXPERIMENTAL DETAILS
The crystalline GaSb nanowires used in this work are synthesized through a self-catalyzed VLS approach previously reported. 20 Pools of as purchased gallium supported on amorphous quartz substrates are used, and antimony is supplied through vapor phase from a solid antimony source or through the use of antimony chloride, transported by using 10% hydrogen in argon as the carrier gas to growth substrate. Before the growth, the system was evacuated and baked at 100 C extensively to reduce the residual gas and moisture. At a growth temperature of 1000 C, the dissolution and subsequent supersaturation of the molten gallium droplets form on the substrate with antimony in vapor form, leading to the multiple nucleation sites and the growth of GaSb NWs. Following the growth, the nanowires are removed from the growth substrates and suspended in isopropanol solution.
The as-grown GaSb nanowires were then drop casted from isopropanol and dispersed onto a heavily p-doped silicon substrate with 200 nm SiO 2 thermally grown on top, serving as a global back-gate. Contact electrodes were patterned on top of each individual nanowire using a JEOL 6000 FS electron beam lithography (EBL) to define the features in a spincast layer of 600 nm thick polymethylmethacrylate (PMMA). The patterned PMMA films were metalized by thermally evaporating 15 nm Cr followed by 200 nm Au. After a lift-off procedure, the as-fabricated devices were annealed under forming gas ambient (nitrogen 95%, hydrogen 5%) at 300 C for 30 min. SEM images of the devices were obtained on a Hitachi S-4700-II FESEM operating at an acceleration voltage of 5 kV. Current-voltage (I-V) measurements were performed by using an Agilent semiconductor analyzer 4200S in conjunction with a shielded probe station, or a HP 4155C semiconductor parameter analyzer in a light-shielded, N 2 -purged environment with a temperature controlled sample chucktwo-point high temperature (298-503 K) measurements. Voltages were scanned from 0 V up to 5 V in 10 mV increments to ensure that nanowire decomposition did not occur.
III. RESULTS AND DISCUSSIONS
Optical characterization, including photoluminescence (PL) and Raman scattering (as previously reported 8, 11 ), was performed on synthesized GaSb nanowires to determine initial nanowire quality before used for transistor device fabrication. Inset in Figure 1 shows a typical SEM image of GaSb nanowire device with an electrode gap of 1 lm. Two-probe measurements performed on GaSb NWs at room temperature, both before and after annealing, produced linear, ohmic currentvoltage (I-V) characteristics (Figure 1 , and inset) at sourcedrain biases below 1 V. However, I-V curves measured at room temperature for larger biases (Figure 1) indicate that current and voltage follow a power-law relationship I $ V a , with a ¼ 3.8 for device before annealing and a ¼ 1.96 after annealing. This power-law dependence is characteristic of space-charge-limited conduction in a semiconductor with an exponential distribution of charge traps at the band edge. The SCLC occurs only when the number of injected charge exceeds that of the thermally generated free carriers. Since the GaSb nanowires are unintentionally doped, the density of free intrinsic carriers at room temperature is very low and thus can be easily surpassed by injected charges at higher biases to form the SCLC. However, at higher temperatures, the thermally generated carriers, once again, dominate the conduction at both low and high voltages and, thereby, diminishing the SCLC effect.
It should be noted in Figure 1 that at low biases the measured current increases after annealing while for higher biases the current actually decreases after annealing, clearly indicating that the two regions are dominated by different transport mechanisms. When the two types of current occupy the same nanowire volume, the transition from one current to the other is likely dependent on the competition between the two processes to establish their appropriate potential distribution. At low bias voltage, the free carrier concentration in the nanowire exceeds the concentration of injected carriers, and the I-V curves remain linear. At high voltages, however, the injected carriers dominate, thus altering the character of the I-V curves.
Semiconductor charge transport that is dominated by SCLC, as explained by Rose, 19, 21 exhibits and contains an exponent a, which is directly related to the depth of the trap state distribution under the conduction band of the wire. That is, a larger a tends to indicate deeper the trap states. Therefore, the observed decrease in the exponent of the current expression after thermal annealing reveals the reduction of deeper level traps on the nanowire. Figure 1(b) shows the exponent of current of the GaSb nanowire device reduced from 3.8 to approximately 2 after thermal treatment. This transition is due to the annealing effect that essentially allows the reduction of deep level traps inside the wire.
The relationship between SCLC and the free carrier density was further studied by measuring the IV characteristics of nanowires under various temperatures from 298 K to 503 K, as illustrated in Figure 2 . Varying temperatures allow the carrier density to be changed independently of the drain voltage. At low and intermediate temperatures, the transition from linear IV conduction to power-law I-V conduction can be clearly observed. This transition point refers to the characteristic voltage at which the number of injected carrier is comparable to the number of free electrons in nanowire. As the temperature increases, the transition shifts to higher drain bias voltage V D and the linear conduction dominates over a large range of bias voltages. This result is consistent with the depiction of SCLC as the dominant transport mechanism in unintentionally doped nanowires at high biases.
Since I $ V ßþ1 (Ref. 19 ) (ß ¼ T t /T, where T t is characteristic temperature associated with trap energy distribution), ß can be determined directly from the temperature dependent I-V curves. Figure 3 shows the plot of a (a ¼ ß þ 1) determined from the space charge limited region of the I-V curves versus 1000/T. When T > T t , trapped charge is thermally prompted back into conduction band and the I-V characteristic becomes linear, which is consistent with Figure 2 that a reduces back to approximately 1 in high temperature zone. At lower temperatures, SCLC dominates with ß increasing as T decreases. The value of T t and the corresponding characteristic distribution of trap energy E ct ¼ kT t , where k is Boltzmann constant, were determined from the plot in Figure  3 . By measuring the GaSb nanowire device before and after annealing, we estimated that E ct dropped from 0.26 eV before annealing (Figure 3(a) ) to 0.12 eV after annealing (Figure 3(b) ). This is consistent with the explanation that the annealing process indeed reduced the deep level traps inside the nanowire.
The trap concentration H can be obtained from the relation given by Kumar et al. by noting the crossover voltage V c at which the IV curves at various temperatures intersect. 22 V c relates to H through the following relation:
where e is the permittivity of the material, L is the length of the nanowire between electrodes, and q is the charge. The value of V c can be determined from temperature dependent I-V curves as shown in Figure 4 , which yields V c ¼ 18 V. Thus, the resulting estimated trap concentration is about 3.1 Â 10 16 cm
3
. Although there appears to be uncertainty in determining the accuracy value of V c by extrapolating the IV data to high bias voltages, the trap density reported here offers a good estimates in order of magnitude. We attribute oxygen impurity as a possible trap source in our nanowires. Despite extensive evacuation and baking of the system prior to growth (in order to reduce moisture and oxygen within the chamber), the furnace used for the GaSb nanowire growth was not an ultra-high vacuum system.
Field-effect gating through a third, bottom, electrode provides further information about the carrier type responsible for the transport in GaSb nanowires. Typical drain-source current (I ds ) vs drain-source voltage (V ds ) measurements at various gate voltages (V g ) indicates that unintentionally doped GaSb FETs behave as n-type transistors ( Figure 5 ). The typical value of threshold voltage V th from our GaSb NWFETs is À32 V. The negative threshold voltage (V th ¼ À32 V) is possibly due to the high charge density at the semiconductoroxide interface. One possible reason is that the surface Sb atoms are replaced by the O atoms, which donate extra electrons into the nanowire forming a shallow conduction channel. By sweeping the gate voltage at a fixed source-drain bias of 5 V, a plot of on/off current can be obtained ( Figure 5 , inset), which is determined to be 10 3 . From this gate response plot, the current becomes too small to measure when V g < À34 V, which indicates that the conduction channel is fully depleted.
The current decrease with larger negative gate bias indicates that the charge carriers responsible for the transport in GaSb NWs are electrons, or n-type, rather than p-type as reported for unintentionally doped bulk GaSb. The p-type behavior was attributed primarily to native defects such as a Ga atom on a Sb site, 9 as a result of excess Ga and deficient Sb atoms. It was observed that, however, by introducing Sb rich environment during the crystal growth, such as using Sb melt, p-type behavior can be significantly suppressed, with hole concentration reduced from >1 Â 17 cm À3 to 2 Â 16 cm
). This reduced the p-type background significantly, allowing other impurity atoms to contribute to the charge carriers in GaSb, such as n-type impurities including oxygen. In addition, the GaSb nanowire growth uses Sb melt or SbCl gas as a source. Although we do not exactly know the stoichiometric ratio of source material in our growth, it is possible that the Sb content slightly outnumbered the Ga content, giving rise to a Sb rich environment. As previously discussed, the n-type characteristic observed mostly arises from the trace amount of oxygen in the NW. Reported photoemission studies found that even very small amount of oxygen adsorption on GaSb can cause significant Fermi level change in the energy bandgap. 24 Similarly, other group VI impurity such as S, Se, Te, and O in GaSb can give rise to n-type behavior. Although n-type behavior may be explained in the space-charge-limited region by injecting electrons into the nanowire channel regions, this should only occur at high biases where spacecharge-limited phenomenon occurs, not at low biases where p-type behavior should still dominate. 25 However, from our measurements, we observed n-type behavior for the entire voltage range measured, therefore, excluding this possibility.
IV. CONCLUSIONS
In conclusion, charge transport in unintentionally doped GaSb nanowires can have different regimes of operation, and these regimes can be distinguished through voltage and temperature dependent measurements. Due to the unintentionally doped nature and the presence of trap states in the wire, a transition from linear current-voltage at small bias to SCLC at higher bias was clearly observed. Analysis of the voltage and temperature dependence of the SCLC showed that the nanowire surface traps are distributed in energy with a characteristic depth of $0.12 eV after annealing. This work provides a possible method on analyzing the nanowire current-voltage characteristics and the space-charge-limited current behavior, which is commonly observed when characterizing unintentionally doped nanowire devices.
